Searched refs:CMCR (Results 1 - 2 of 2) sorted by relevance

/linux-4.1.27/drivers/net/wan/
H A Dhd64572.h234 #define CMCR 0x158 /* Counter Master Ctl Reg */ macro
/linux-4.1.27/drivers/tty/
H A Dsynclink.c347 #define CMCR 0x10 /* Clock mode Control Register */ macro
4903 /* Clock mode Control Register (CMCR) usc_set_sdlc_mode()
4936 usc_OutReg( info, CMCR, RegValue ); usc_set_sdlc_mode()
5222 /* Clock mode Control Register (CMCR) usc_enable_loopback()
5235 usc_OutReg( info, CMCR, 0x0f64 ); usc_enable_loopback()
6303 * Clock mode Control Register (CMCR) usc_enable_async_clock()
6316 usc_OutReg( info, CMCR, 0x0f64 ); usc_enable_async_clock()

Completed in 151 milliseconds