Searched refs:CLK_PCLK_UART2 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dexynos5433.h408 #define CLK_PCLK_UART2 4 macro
/linux-4.1.27/drivers/clk/samsung/
H A Dclk-exynos5433.c1630 GATE(CLK_PCLK_UART2, "pclk_uart2", "aclk_peric_66", ENABLE_PCLK_PERIC0,

Completed in 251 milliseconds