Searched refs:CLK_PCLK_SYSREG_MSCL (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dexynos5433.h1004 #define CLK_PCLK_SYSREG_MSCL 22 macro
/linux-4.1.27/drivers/clk/samsung/
H A Dclk-exynos5433.c4036 GATE(CLK_PCLK_SYSREG_MSCL, "pclk_sysreg_mscl", "div_pclk_mscl",

Completed in 294 milliseconds