Searched refs:CE1_CORE_RESET (Results 1 - 14 of 14) sorted by relevance
| /linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/include/dt-bindings/reset/ |
| H A D | qcom,gcc-ipq806x.h | 64 #define CE1_CORE_RESET 47 macro
|
| H A D | qcom,gcc-msm8960.h | 67 #define CE1_CORE_RESET 50 macro
|
| /linux-4.1.27/drivers/clk/qcom/ |
| H A D | gcc-msm8960.c | 3210 [CE1_CORE_RESET] = { 0x2724, 7 },
3420 [CE1_CORE_RESET] = { 0x2724, 7 },
|
| H A D | gcc-ipq806x.c | 2360 [CE1_CORE_RESET] = { 0x2724, 7 },
|
Completed in 120 milliseconds