Searched refs:BW (Results 1 - 108 of 108) sorted by relevance

/linux-4.1.27/drivers/staging/rtl8192u/
H A Dr819xU_cmdpkt.h157 /* DW 7-14 BW=0 SG=0
158 * DW 15-22 BW=1 SG=0
159 * DW 23-30 BW=0 SG=1
160 * DW 31-38 BW=1 SG=1
H A Dr819xU_phyreg.h121 #define rOFDM0_RxDetector1 0xc30 /* PD,BW & SBD */
H A Dr8192U.h387 u8 BW:1; member in struct:rx_drvinfo_819x_usb
H A Dr8192U_core.c4171 if (pdrvinfo->BW) /* 40M channel */ rtl8192_query_rxphystatus()
4473 stats->RxIs40MHzPacket = driver_info->BW; query_rxdesc_status()
/linux-4.1.27/arch/arm/mach-s3c64xx/
H A Dregs-srom.h25 * one register BW holds 5 x 4-bit packed settings for NCS0 - NCS4
/linux-4.1.27/arch/arm/plat-samsung/include/plat/
H A Dregs-srom.h28 /* one register BW holds 4 x 4-bit packed settings for NCS0 - NCS3 */
/linux-4.1.27/net/mac80211/
H A Drc80211_minstrel_ht.h17 #define MINSTREL_HT_STREAM_GROUPS 4 /* BW(=2) * SGI(=2) */
19 #define MINSTREL_VHT_STREAM_GROUPS 6 /* BW(=3) * SGI(=2) */
H A Drc80211_minstrel_ht.c152 * BW -> SGI -> #streams
/linux-4.1.27/drivers/net/wireless/iwlwifi/mvm/
H A Dfw-api-rs.h295 /* Bit 4-5: Tx RTS BW Signalling
296 * (0) No RTS BW signalling
297 * (1) Static BW signalling
298 * (2) Dynamic BW signalling
305 /* Bit 6: (0) No dynamic BW selection (1) Allow dynamic BW selection
306 * Dyanmic BW selection allows Tx with narrower BW then requested in rates
H A Drs.c531 "%s: (%s: %d) ANT: %s BW: %d SGI: %d LDPC: %d STBC: %d\n", rs_dump_rate()
2766 WARN_ONCE(1, "bad BW. rate 0x%x", rate); iwl_mvm_update_frame_stats()
2979 * rate[0] 0x400D019 VHT | ANT: AB BW: 80Mhz MCS: 9 NSS: 2 SGI
2980 * rate[1] 0x400D019 VHT | ANT: AB BW: 80Mhz MCS: 9 NSS: 2 SGI
2981 * rate[2] 0x400D018 VHT | ANT: AB BW: 80Mhz MCS: 8 NSS: 2 SGI
2982 * rate[3] 0x400D018 VHT | ANT: AB BW: 80Mhz MCS: 8 NSS: 2 SGI
2983 * rate[4] 0x400D017 VHT | ANT: AB BW: 80Mhz MCS: 7 NSS: 2 SGI
2984 * rate[5] 0x400D017 VHT | ANT: AB BW: 80Mhz MCS: 7 NSS: 2 SGI
2985 * rate[6] 0x4005007 VHT | ANT: A BW: 80Mhz MCS: 7 NSS: 1 NGI
2986 * rate[7] 0x4009006 VHT | ANT: B BW: 80Mhz MCS: 6 NSS: 1 NGI
2987 * rate[8] 0x4005005 VHT | ANT: A BW: 80Mhz MCS: 5 NSS: 1 NGI
3325 bw = "BAD BW"; rs_pretty_print_rate()
3328 return sprintf(buf, "%s | ANT: %s BW: %s MCS: %d NSS: %d %s%s%s%s%s\n", rs_pretty_print_rate()
3421 (is_ht80(rate)) ? "80Mhz" : "BAD BW"); rs_sta_dbgfs_scale_table_read()
3497 "%s type=%d SGI=%d BW=%s DUP=0\n" rs_sta_dbgfs_stats_table_read()
/linux-4.1.27/drivers/media/dvb-frontends/
H A Ditd1000_priv.h50 BW, enumerator in enum:itd1000_register
H A Dtda826x.c89 /* BW = ((1 + RO) * SR/2 + 5) * 1.3 [SR in MSPS, BW in MHz] */ tda826x_set_params()
H A Dstv6110.c186 if ((bandwidth / 2) > 36000000) /*BW/2 max=31+5=36 mhz for r8=31*/ stv6110_set_bandwidth()
188 else if ((bandwidth / 2) < 5000000) /* BW/2 min=5Mhz for F=0 */ stv6110_set_bandwidth()
190 else /*if 5 < BW/2 < 36*/ stv6110_set_bandwidth()
380 *bandwidth = (r8 + 5) * 2000000;/* x2 for ZIF tuner BW/2 = F+5 Mhz */ stv6110_get_bandwidth()
H A Dbcm3510_priv.h190 u8 BW :1; member in struct:bcm3510_hab_cmd_ext_acquire::__anon5539
215 u8 BW :1; member in struct:bcm3510_hab_cmd_int_acquire::__anon5541
373 u8 BW :1; member in struct:bcm3510_hab_cmd_status1::__anon5546
H A Ditd1000.c136 u8 bw = itd1000_read_reg(state, BW) & 0xf0; itd1000_set_lpf_bw()
148 itd1000_write_reg(state, BW, bw | (i & 0x0f)); itd1000_set_lpf_bw()
325 { BW, 0x87 },
H A Dstb6100.c279 if (bandwidth >= 36000000) /* F[4:0] BW/2 max =31+5=36 mhz for F=31 */ stb6100_set_bandwidth()
434 /* F we don't write as it is set up in BW set */ stb6100_set_frequency()
436 /* DLB set DC servo loop BW to 160Hz (LLA 3.8 / 2.1) */ stb6100_set_frequency()
H A Dzl10036.c253 deb_info("%s: BW=%d br=%u bf=%u\n", __func__, fbw, br, bf); zl10036_set_bandwidth()
H A Dbcm3510.c547 cmd.ACQUIRE0.BW = 0; bcm3510_set_frontend()
H A Dlgdt3306a.c924 /* 10a. VSB TR BW gear shift initial step */ lgdt3306a_init()
H A Dstv0900_core.c598 /* Low Pass Filter = BW /2 (MHz)*/ stv0900_set_tuner_auto()
H A Dstv0367.c1671 /*set IIR filter once for 6,7 or 8MHz BW*/ stv0367ter_algo()
/linux-4.1.27/drivers/net/wireless/ath/ath9k/
H A Ddfs_debug.h33 * @bwinfo_discards: pulses discarded due to invalid BW info
H A Ddfs.c59 * Only the last 2 bits of the BW info are relevant, they indicate ath9k_postprocess_radar_event()
H A Ddfs_debug.c67 ATH9K_DFS_STAT("BW info discards ", bwinfo_discards); read_file_dfs()
/linux-4.1.27/net/wireless/
H A Dgenregdb.awk113 } else if (flagarray[arg] == "AUTO-BW") {
H A Dreg.c658 * HT40+/HT40- limits are handled per-channel. Only limit BW if both reg_get_max_bandwidth()
816 * calculate BW correctly in handle_channel function. reg_rules_intersect()
/linux-4.1.27/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_dcb.c548 BNX2X_ERR("COS can't be not BW and not SP\n"); bnx2x_dcbx_update_ets_config()
555 } else { /* COS is BW */ bnx2x_dcbx_update_ets_config()
557 BNX2X_ERR("COS can't be not BW and not SP\n"); bnx2x_dcbx_update_ets_config()
1272 /* priority group which is not BW limited (PG#15):*/ bnx2x_dcbx_2cos_limit_cee_single_pg_to_cos_params()
1446 /* Entries can be joined join BW */ bnx2x_dcbx_join_pgs()
1487 /* If two BW-limited PG-s were combined to one queue, bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1488 * the BW is their sum. bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1491 * and there are both BW-limited and non-BW-limited PG-s, bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1492 * the BW-limited PG/s go to one queue and the non-BW-limited bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1496 * and all are BW limited, then two priorities go to the first bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1500 * if one is BW limited it will go to the second queue bnx2x_dcbx_2cos_limit_cee_three_pg_to_cos_params()
1650 /* Fill BW entry */ bnx2x_dcbx_cee_fill_strict_pri()
1693 /* Fill BW entry */ bnx2x_dcbx_cee_fill_cos_params()
H A Dbnx2x_link.h525 /* Used to configure the ETS to BW limited */
533 /* Configure the COS to ETS according to BW and SP settings.*/
H A Dbnx2x_cmn.h1220 * bnx2x_extract_max_cfg - extract MAX BW part from MF configuration.
1232 "Max BW configured to 0 - using 100 instead\n"); bnx2x_extract_max_cfg()
H A Dbnx2x_link.c791 * Set the COS mappimg to SP and BW until this point all the COS are not
792 * set as SP or BW.
838 /* Calculate and set BW for this COS - use 1 instead of 0 for BW */ bnx2x_ets_e3b0_set_cos_bw()
897 * Calculate the total BW.A value of 0 isn't legal.
910 /* Calculate total BW requested */ bnx2x_ets_e3b0_get_total_bw()
915 DP(NETIF_MSG_LINK, "bnx2x_ets_E3B0_config BW" bnx2x_ets_e3b0_get_total_bw()
928 /* Check total BW is valid */ bnx2x_ets_e3b0_get_total_bw()
932 "bnx2x_ets_E3B0_config total BW shouldn't be 0\n"); bnx2x_ets_e3b0_get_total_bw()
936 "bnx2x_ets_E3B0_config total BW should be 100\n"); bnx2x_ets_e3b0_get_total_bw()
937 /* We can handle a case whre the BW isn't 100 this can happen bnx2x_ets_e3b0_get_total_bw()
1134 * Configure the COS to ETS according to BW and SP settings.
1168 /* Prepare BW parameters*/ bnx2x_ets_e3b0_config()
1187 /* The function also sets the BW in HW(not the mappin bnx2x_ets_e3b0_config()
1227 /* Set client mapping of BW and strict */ bnx2x_ets_e3b0_config()
1242 DP(NETIF_MSG_LINK, "ETS enabled BW limit configuration\n"); bnx2x_ets_bw_limit_common()
1291 DP(NETIF_MSG_LINK, "ETS enabled BW limit configuration\n"); bnx2x_ets_bw_limit()
1296 DP(NETIF_MSG_LINK, "Total BW can't be zero\n"); bnx2x_ets_bw_limit()
7488 /* The SNR will improve about 2db by changing BW and FEE main bnx2x_8073_config_init()
7575 /* The SNR will improve about 2dbby changing the BW and FEE main bnx2x_8073_read_status()
/linux-4.1.27/drivers/net/ethernet/mellanox/mlx4/
H A Dfw_qos.h117 * Each priority allowed for the Vport is assigned with a share of the BW,
118 * and a BW limitation. This commands query the current QoS values.
H A Den_dcb_nl.c130 en_err(priv, "Bad ETS BW sum: %d. Should be exactly 100%%\n", mlx4_en_ets_validate()
277 * Setting to 0, means unlimited BW. mlx4_en_dcbnl_ieee_setmaxrate()
H A Dmlx4_en.h459 /* Minimal TC BW - setting to 0 will block traffic */
H A Dmain.c623 "Unable to determine PCIe device BW capabilities\n"); mlx4_check_pcie_caps()
631 "Unable to determine PCI device chain minimum BW\n"); mlx4_check_pcie_caps()
637 "PCIe BW is different than device's capability\n"); mlx4_check_pcie_caps()
H A Dcmd.c2982 mlx4_info(dev, "Minimum BW share not supported\n"); mlx4_set_vf_rate()
/linux-4.1.27/drivers/net/ethernet/intel/i40e/
H A Di40e.h508 /* VSI BW limit (absolute across all TCs) */
509 u16 bw_limit; /* VSI BW Limit (0 = disabled) */
510 u8 bw_max_quanta; /* Max Quanta when BW limit is enabled */
514 /* TC BW limit credits within VSI */
516 /* TC BW limit max quanta within VSI */
H A Di40e_common.c3019 * i40e_aq_config_vsi_bw_limit - Configure VSI BW Limit
3022 * @credit: BW limit credits (0 = disabled)
3023 * @max_credit: Max BW limit credits
3048 * i40e_aq_config_vsi_tc_bw - Config VSI BW Allocation per TC
3051 * @bw_data: Buffer holding enabled TCs, relative TC BW limit/credits
3082 * i40e_aq_config_switch_comp_bw_config - Config Switch comp BW Alloc per TC
3085 * @bw_data: Buffer holding enabled TCs, relative/absolute TC BW limit/credits
3099 * i40e_aq_query_vsi_bw_config - Query VSI BW configuration
3102 * @bw_data: Buffer to hold VSI BW configuration
3116 * i40e_aq_query_vsi_ets_sla_config - Query VSI BW configuration per TC
3119 * @bw_data: Buffer to hold VSI BW configuration per TC
3133 * i40e_aq_query_switch_comp_ets_config - Query Switch comp BW config per TC
3136 * @bw_data: Buffer to hold switching component's per TC BW config
3167 * i40e_aq_query_switch_comp_bw_config - Query Switch comp BW configuration
3170 * @bw_data: Buffer to hold switching component's BW configuration
H A Di40e_main.c4208 * i40e_vsi_get_bw_info - Query VSI BW Information
4223 /* Get the VSI level BW configuration */ i40e_vsi_get_bw_info()
4232 /* Get the VSI level BW configuration per TC */ i40e_vsi_get_bw_info()
4244 "Enabled TCs mismatch from querying VSI BW info 0x%08x 0x%08x\n", i40e_vsi_get_bw_info()
4266 * i40e_vsi_configure_bw_alloc - Configure VSI BW allocation per TC
4269 * @bw_credits: BW shared credits per TC
4288 "AQ command Config VSI BW allocation per TC failed = %d\n", i40e_vsi_configure_bw_alloc()
4395 /* Enable ETS TCs with equal BW Share for now across all VSIs */ i40e_vsi_config_tc()
4429 /* Update current VSI BW information */ i40e_vsi_config_tc()
4465 /* Enable ETS TCs with equal BW Share for now */ i40e_veb_config_tc()
4480 /* Update the BW information */ i40e_veb_config_tc()
5172 dev_dbg(&pf->pdev->dev, "ETS TC BW Table changed.\n"); i40e_dcb_need_reconfig()
7494 * i40e_get_npar_bw_setting - Retrieve BW settings for this PF partition
7517 * i40e_set_npar_bw_setting - Set BW settings for this PF partition
7537 * i40e_commit_npar_bw_setting - Commit BW settings for this PF partition
7542 /* Commit temporary BW setting to permanent NVM image */ i40e_commit_npar_bw_setting()
7549 "Commit BW only works on partition 1! This is partition %d", i40e_commit_npar_bw_setting()
7608 "BW settings NOT SAVED, err %d aq_err %d\n", i40e_commit_npar_bw_setting()
7674 "Min BW = %8.8x, Max BW = %8.8x\n", i40e_sw_init()
8476 /* Update VSI BW information */ i40e_add_vsi()
8873 * i40e_veb_get_bw_info - Query VEB BW information
8876 * Query the Tx scheduler BW configuration data for given VEB
H A Di40e_adminq_cmd.h1358 /* Configure VSI BW limits (direct 0x0400) */
1531 /* Configure partition BW
H A Di40e_virtchnl_pf.c2156 #define I40E_BW_CREDIT_DIVISOR 50 /* 50Mbps per BW credit */
/linux-4.1.27/drivers/staging/media/mn88472/
H A Dmn88472.c65 /* IF 3570000 Hz, BW 6000000 Hz */ mn88472_set_frontend()
69 /* IF 4570000 Hz, BW 7000000 Hz */ mn88472_set_frontend()
73 /* IF 4570000 Hz, BW 8000000 Hz */ mn88472_set_frontend()
/linux-4.1.27/drivers/staging/rtl8712/
H A Drtl8712_hal.h98 unsigned char bw_40MHz_en; /*1: 40MHz BW enable*/
H A Drtl871x_mp_phy_regdef.h85 * BW Setting?? */
195 #define rOFDM0_RxDetector1 0xc30 /* PD,BW & SBD DM tune
338 #define rRfChannel 0x18 /* RF channel and BW switch */
339 #define RF_CHNLBW 0x18 /* RF channel and BW switch */
/linux-4.1.27/arch/sparc/include/asm/
H A Dobio.h63 /* BW Control */
/linux-4.1.27/drivers/media/platform/s5p-tv/
H A Dsii9234_drv.c209 { 0x03, 0x31, 0x0b }, /* SIMG: Rx PLL BW value from I2C BW ~ 4MHz */
/linux-4.1.27/drivers/media/usb/cx231xx/
H A Dcx231xx-reg.h1537 #define LUMA_LPF_LOW_BANDPASS 0 /* 0.6Mhz LPF BW */
1538 #define LUMA_LPF_MEDIUM_BANDPASS 1 /* 1.0Mhz LPF BW */
1539 #define LUMA_LPF_HIGH_BANDPASS 2 /* 1.5Mhz LPF BW */
1541 #define UV_LPF_LOW_BANDPASS 0 /* 0.6Mhz LPF BW */
1542 #define UV_LPF_MEDIUM_BANDPASS 1 /* 1.0Mhz LPF BW */
1543 #define UV_LPF_HIGH_BANDPASS 2 /* 1.5Mhz LPF BW */
/linux-4.1.27/drivers/staging/rtl8723au/include/
H A DHal8723APhyReg.h55 #define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC RF BW Setting?? */
115 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC RF BW Setting?? */
171 #define rOFDM0_RxDetector1 0xc30 /* PD,BW & SBD DM tune init gain */
359 #define rRfChannel 0x18 /* RF channel and BW switch */
360 #define RF_CHNLBW 0x18 /* RF channel and BW switch */
/linux-4.1.27/drivers/staging/rtl8188eu/include/
H A Drtw_mp_phy_regdef.h105 #define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC RF BW Setting?? */
164 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC RF BW Setting?? */
214 #define rOFDM0_RxDetector1 0xc30 /* PD,BW & SBD DM tune init gain */
363 #define rRfChannel 0x18 /* RF channel and BW switch */
364 #define RF_CHNLBW 0x18 /* RF channel and BW switch */
H A DHal8188EPhyReg.h71 #define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC RF BW Setting */
127 /* RF mode & OFDM TxSC RF BW Setting?? */
195 #define rOFDM0_RxDetector1 0xc30 /*PD,BW & SBD DM tune init gain*/
405 #define RF_CHNLBW 0x18 /* RF channel and BW switch */
H A Dodm.h797 /* BW info 20M/40M/80M = 0/1/2 */
/linux-4.1.27/drivers/net/wireless/b43/
H A Dradio_2055.h18 #define B2055_C1_SP_LPFBWSEL 0x0B /* SP LPF BW select Core 1 */
19 #define B2055_C2_SP_LPFBWSEL 0x0C /* SP LPF BW select Core 2 */
H A Dphy_n.h609 #define B43_NPHY_BW1A B43_PHY_N(0x1CE) /* BW 1A */
610 #define B43_NPHY_BW2 B43_PHY_N(0x1CF) /* BW 2 */
611 #define B43_NPHY_BW3 B43_PHY_N(0x1D0) /* BW 3 */
612 #define B43_NPHY_BW4 B43_PHY_N(0x1D1) /* BW 4 */
613 #define B43_NPHY_BW5 B43_PHY_N(0x1D2) /* BW 5 */
614 #define B43_NPHY_BW6 B43_PHY_N(0x1D3) /* BW 6 */
H A Dphy_n.c6432 ; /* TODO: BMAC BW Set (channel_type) */ b43_nphy_set_channel()
/linux-4.1.27/arch/m68k/include/asm/
H A Dmac_via.h242 #define MON_15BW (1<<3) /* 15" BW portrait. */
245 #define MON_12OR13 (6<<3) /* 12" BW or 13" RGB. */
/linux-4.1.27/drivers/media/tuners/
H A Dmxl301rf.c168 { 0x10, 0x95 }, /* BW */ mxl301rf_set_params()
H A Dtuner-xc2028.c1055 * formula: offset = 1.25MHz - BW/2 generic_set_freq()
1056 * For DTV 7/8, the firmware uses BW = 8000, so it needs a generic_set_freq()
H A Dmt2063.c431 * 1st IF BW, ignore the entry.
H A Dr820t.c1155 /* Set BW, Filter_gain, & HP corner */ r820t_set_tv_standard()
/linux-4.1.27/drivers/net/wireless/rtlwifi/rtl8192se/
H A Dfw.h129 /* 40MHz BW enable */
/linux-4.1.27/drivers/staging/rtl8192e/rtl8192e/
H A Dr8190P_def.h398 u8 BW:1; member in struct:rx_fwinfo
H A Dr819xE_phyreg.h132 /* PD, BW & SBD */
H A Dr8192E_dev.c1670 if (pdrvinfo->BW) rtl8192_query_rxphystatus()
2076 stats->RxIs40MHzPacket = pDrvInfo->BW; rtl8192_rx_query_status_desc()
/linux-4.1.27/drivers/net/ethernet/freescale/
H A Dfec.h308 #define IDLE_SLOPE_1 0x200 /* BW fraction: 0.5 */
309 #define IDLE_SLOPE_2 0x200 /* BW fraction: 0.5 */
/linux-4.1.27/arch/sparc/kernel/
H A Dsun4d_irq.c85 * 1) Reading the BW local interrupt table in order to get the bus
/linux-4.1.27/include/linux/bcma/
H A Dbcma_driver_pci.h162 #define BCMA_CORE_PCI_SERDES_RX_CDRBW 7 /* CDR BW */
/linux-4.1.27/drivers/net/wireless/mwifiex/
H A Dsta_event.c480 dev_dbg(adapter->dev, "event: BW Change\n"); mwifiex_process_sta_event()
H A Dsta_cmd.c2116 * (Short GI, Channel BW, Green field support etc.) for transmit mwifiex_sta_init_cmd()
/linux-4.1.27/drivers/staging/rtl8723au/hal/
H A Drtl8723au_xmit.c101 /* Set RTS BW */ fill_txdesc_vcs()
H A Drtl8723a_bt-coexist.c3777 RTPRINT(FIOCTL, IOCTL_BT_HCICMD_EXT, ("Current BW = 0x%x\n", bthci_CmdWIFICurrentBandwidth()
3796 pRetPar[1] = CurrentBW; /* current BW */ bthci_CmdWIFICurrentBandwidth()
/linux-4.1.27/drivers/net/wireless/brcm80211/brcmsmac/
H A Drate.c210 /* Default ratesets that include MCS32 for 40BW channels */
H A Dd11.h1746 #define SICF_BW40 0x0080 /* 40MHz BW (160MHz phyclk) */
1747 #define SICF_BW20 0x0040 /* 20MHz BW (80MHz phyclk) */
1748 #define SICF_BW10 0x0000 /* 10MHz BW (40MHz phyclk) */
/linux-4.1.27/drivers/scsi/bfa/
H A Dbfi.h737 u16 bw_min; /* percent BW @ max speed */
738 u16 bw_max; /* percent BW @ max speed */
/linux-4.1.27/drivers/phy/
H A Dphy-xgene.c1068 /* Set BW select tap X for DFE loop */ xgene_phy_sata_cfg_lanes()
1078 /* Set BW select tap X for frequency adjust loop */ xgene_phy_sata_cfg_lanes()
1088 /* Set BW select tap X for phase adjust loop */ xgene_phy_sata_cfg_lanes()
/linux-4.1.27/drivers/net/ethernet/intel/fm10k/
H A Dfm10k_type.h594 int rate; /* Tx BW cap as defined by OS */
/linux-4.1.27/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_dcb.c133 u8 total_bw_percent; /* of Link/ port BW */
/linux-4.1.27/drivers/net/wireless/iwlwifi/
H A Diwl-nvm-parse.c797 /* rely on auto-calculation to merge BW of contiguous chans */ iwl_parse_nvm_mcc_info()
/linux-4.1.27/drivers/ssb/
H A Ddriver_pcicore.c505 7 /* CDR BW */, 0x1466); ssb_pcicore_pcie_setup_workarounds()
/linux-4.1.27/drivers/staging/rtl8192e/
H A Drtl819x_HTProc.c332 "TX HT cap/info ele BW=%d MaxAMSDUSize:%d DssCCk:%d\n", HTConstructCapabilityElement()
/linux-4.1.27/drivers/staging/rtl8188eu/hal/
H A Drtl8188eu_xmit.c143 /* Set RTS BW */ fill_txdesc_vcs()
/linux-4.1.27/drivers/gpu/drm/i915/
H A Dintel_dsi_panel_vbt.c657 DRM_DEBUG_KMS("DBI BW Timer 0x%x\n", intel_dsi->bw_timer); vbt_panel_init()
H A Dintel_dp.c1340 /* Conveniently, the link BW constants become indices with a shift...*/ intel_dp_compute_config()
/linux-4.1.27/drivers/net/ethernet/intel/i40evf/
H A Di40e_adminq_cmd.h1356 /* Configure VSI BW limits (direct 0x0400) */
1529 /* Configure partition BW
/linux-4.1.27/drivers/staging/rtl8192u/ieee80211/
H A Drtl819x_HTProc.c585 //DbgPrint("TX HT cap/info ele BW=%d SG20=%d SG40=%d\n\r", HTConstructCapabilityElement()
598 IEEE80211_DEBUG(IEEE80211_DL_HT, "TX HT cap/info ele BW=%d MaxAMSDUSize:%d DssCCk:%d\n", pCapELE->ChlWidth, pCapELE->MaxAMSDUSize, pCapELE->DssCCk); HTConstructCapabilityElement()
/linux-4.1.27/drivers/iio/accel/
H A Dbmc150-accel.c65 /* Default BW: 125Hz */
/linux-4.1.27/arch/mips/include/asm/sn/sn0/
H A Dhubio.h625 #define IIO_ICRB_GB_REQ 2 /* Source is Guaranteed BW request */
/linux-4.1.27/drivers/usb/host/
H A Dxhci.c2213 /* Convert percent of bus BW reserved to blocks reserved */ xhci_check_bw_table()
2231 "Recalculating BW for rootport %u", xhci_check_bw_table()
2239 "Recalculating BW for TT slot %u port %u", xhci_check_bw_table()
2244 "Recalculating BW for rootport %u", xhci_check_bw_table()
2575 /* Make a copy of the BW info in case we need to revert this */ xhci_reserve_bandwidth()
H A Dxhci-mem.c944 "not removed from BW list!\n", xhci_free_virt_device()
/linux-4.1.27/drivers/net/wireless/rt2x00/
H A Drt2800.h2581 * ENABLE: enable tx power compensation for 40BW
2834 * BW: Channel bandwidth 0:20MHz, 1:40 MHz (for legacy rates this will
H A Drt2800lib.c4080 "band:%cGHz, BW:%c0MHz, TX_PWR_CFG_%d%s = %08lx\n", rt2800_config_txpower_rt3593()
/linux-4.1.27/drivers/gpu/drm/
H A Ddrm_edid.c125 /* Samsung SyncMaster 205BW. Note: irony */
127 /* Samsung SyncMaster 22[5-6]BW */
/linux-4.1.27/drivers/net/wireless/
H A Dadm8211.c800 /* Initialize TX gain and filter BW (R9) */ adm8211_hw_init_syn()
/linux-4.1.27/drivers/staging/rtl8723au/core/
H A Drtw_ap.c741 DBG_8723A("CH =%d, BW =%d, offset =%d\n", cur_channel, cur_bwmode, start_bss_network()
/linux-4.1.27/drivers/staging/rtl8188eu/core/
H A Drtw_ap.c808 DBG_88E("CH =%d, BW =%d, offset =%d\n", cur_channel, cur_bwmode, cur_ch_offset); start_bss_network()
/linux-4.1.27/drivers/net/wireless/rtlwifi/rtl8821ae/
H A Dphy.c2468 OFDM only exists in BW 20M*/ _rtl8812ae_phy_get_txpower_limit()
3822 /* 2. LoK RF Setting (at BW = 20M) */ _rtl8821ae_iqk_tx()
3824 rtl_set_rfreg(hw, path, 0x18, 0x00c00, 0x3); /* BW 20M */ _rtl8821ae_iqk_tx()
/linux-4.1.27/drivers/media/i2c/
H A Dsaa7115.c1561 v4l2_info(sd, "Detected format: BW/No color\n"); saa711x_log_status()
/linux-4.1.27/drivers/net/wireless/rtlwifi/btcoexist/
H A Dhalbtc8821a1ant.c2771 "[BTCoex], BT ext info bit1 check, send wifi BW&Chnl to BT!!\n"); ex_halbtc8821a1ant_bt_info_notify()
H A Dhalbtc8192e2ant.c3681 "bit1, send wifi BW&Chnl to BT!!\n"); ex_halbtc8192e2ant_bt_info_notify()
H A Dhalbtc8723b1ant.c2963 "[BTCoex], BT ext info bit1 check, send wifi BW&Chnl to BT!!\n"); ex_halbtc8723b1ant_bt_info_notify()
H A Dhalbtc8723b2ant.c3554 " send wifi BW&Chnl to BT!!\n"); ex_btc8723b2ant_bt_info_notify()
H A Dhalbtc8821a2ant.c3740 0x0); /*fix CH-BW mode*/ ex_halbtc8821a2ant_bt_info_notify()
/linux-4.1.27/block/
H A Dblk-throttle.c922 /* If tg->bps = -1, then BW is unlimited */ tg_may_dispatch()
/linux-4.1.27/drivers/usb/musb/
H A Dmusb_gadget.c352 * 0 >0 No(High BW ISO) txstate()
H A Dmusb_host.c644 * 0 >1 No(High BW ISO) musb_tx_dma_program()
/linux-4.1.27/drivers/media/usb/dvb-usb/
H A Ddib0700_devices.c2080 deb_info("RF %6d; BW %6d; Xtal %6d; Fmem %6d; Fdem %6d; Fs %6d; Prediv %2d; Loopdiv %2d; Timf %8d;", fe->dtv_property_cache.frequency, fe->dtv_property_cache.bandwidth_hz, xtal, fmem, fdem, fs, prediv, loopdiv, adc->timf); dib8096p_get_best_sampling()
/linux-4.1.27/drivers/net/wireless/rtlwifi/rtl8192de/
H A Dphy.c1087 /* 20M BW. */ rtl92d_phy_switch_wirelessband()
/linux-4.1.27/drivers/firewire/
H A Dohci.c474 [0x0] = "QW req", [0x1] = "BW req",
/linux-4.1.27/net/core/
H A Dpktgen.c102 * Remove FCS from BW calculation. Lennert Buytenhek <buytenh@wantstofly.org>
/linux-4.1.27/drivers/net/wireless/ath/ath10k/
H A Dmac.c2912 ath10k_warn(ar, "failed to enable dynamic BW: %d\n", ret); ath10k_start()

Completed in 4329 milliseconds