1 /*
2 * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 *
32 */
33
34
35 #include <linux/if_vlan.h>
36
37 #include <linux/mlx4/device.h>
38 #include <linux/mlx4/cmd.h>
39
40 #include "en_port.h"
41 #include "mlx4_en.h"
42
43
mlx4_SET_VLAN_FLTR(struct mlx4_dev * dev,struct mlx4_en_priv * priv)44 int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv)
45 {
46 struct mlx4_cmd_mailbox *mailbox;
47 struct mlx4_set_vlan_fltr_mbox *filter;
48 int i;
49 int j;
50 int index = 0;
51 u32 entry;
52 int err = 0;
53
54 mailbox = mlx4_alloc_cmd_mailbox(dev);
55 if (IS_ERR(mailbox))
56 return PTR_ERR(mailbox);
57
58 filter = mailbox->buf;
59 for (i = VLAN_FLTR_SIZE - 1; i >= 0; i--) {
60 entry = 0;
61 for (j = 0; j < 32; j++)
62 if (test_bit(index++, priv->active_vlans))
63 entry |= 1 << j;
64 filter->entry[i] = cpu_to_be32(entry);
65 }
66 err = mlx4_cmd(dev, mailbox->dma, priv->port, 0, MLX4_CMD_SET_VLAN_FLTR,
67 MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
68 mlx4_free_cmd_mailbox(dev, mailbox);
69 return err;
70 }
71
mlx4_en_QUERY_PORT(struct mlx4_en_dev * mdev,u8 port)72 int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port)
73 {
74 struct mlx4_en_query_port_context *qport_context;
75 struct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);
76 struct mlx4_en_port_state *state = &priv->port_state;
77 struct mlx4_cmd_mailbox *mailbox;
78 int err;
79
80 mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
81 if (IS_ERR(mailbox))
82 return PTR_ERR(mailbox);
83 err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, port, 0,
84 MLX4_CMD_QUERY_PORT, MLX4_CMD_TIME_CLASS_B,
85 MLX4_CMD_WRAPPED);
86 if (err)
87 goto out;
88 qport_context = mailbox->buf;
89
90 /* This command is always accessed from Ethtool context
91 * already synchronized, no need in locking */
92 state->link_state = !!(qport_context->link_up & MLX4_EN_LINK_UP_MASK);
93 switch (qport_context->link_speed & MLX4_EN_SPEED_MASK) {
94 case MLX4_EN_100M_SPEED:
95 state->link_speed = SPEED_100;
96 break;
97 case MLX4_EN_1G_SPEED:
98 state->link_speed = SPEED_1000;
99 break;
100 case MLX4_EN_10G_SPEED_XAUI:
101 case MLX4_EN_10G_SPEED_XFI:
102 state->link_speed = SPEED_10000;
103 break;
104 case MLX4_EN_20G_SPEED:
105 state->link_speed = SPEED_20000;
106 break;
107 case MLX4_EN_40G_SPEED:
108 state->link_speed = SPEED_40000;
109 break;
110 case MLX4_EN_56G_SPEED:
111 state->link_speed = SPEED_56000;
112 break;
113 default:
114 state->link_speed = -1;
115 break;
116 }
117
118 state->transceiver = qport_context->transceiver;
119
120 state->flags = 0; /* Reset and recalculate the port flags */
121 state->flags |= (qport_context->link_up & MLX4_EN_ANC_MASK) ?
122 MLX4_EN_PORT_ANC : 0;
123 state->flags |= (qport_context->autoneg & MLX4_EN_AUTONEG_MASK) ?
124 MLX4_EN_PORT_ANE : 0;
125
126 out:
127 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
128 return err;
129 }
130
131 /* Each counter set is located in struct mlx4_en_stat_out_mbox
132 * with a const offset between its prio components.
133 * This function runs over a counter set and sum all of it's prio components.
134 */
en_stats_adder(__be64 * start,__be64 * next,int num)135 static unsigned long en_stats_adder(__be64 *start, __be64 *next, int num)
136 {
137 __be64 *curr = start;
138 unsigned long ret = 0;
139 int i;
140 int offset = next - start;
141
142 for (i = 0; i < num; i++) {
143 ret += be64_to_cpu(*curr);
144 curr += offset;
145 }
146
147 return ret;
148 }
149
mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev * mdev,u8 port,u8 reset)150 int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset)
151 {
152 struct mlx4_en_stat_out_mbox *mlx4_en_stats;
153 struct mlx4_en_stat_out_flow_control_mbox *flowstats;
154 struct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);
155 struct net_device_stats *stats = &priv->stats;
156 struct mlx4_cmd_mailbox *mailbox;
157 u64 in_mod = reset << 8 | port;
158 int err;
159 int i;
160
161 mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
162 if (IS_ERR(mailbox))
163 return PTR_ERR(mailbox);
164 err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, in_mod, 0,
165 MLX4_CMD_DUMP_ETH_STATS, MLX4_CMD_TIME_CLASS_B,
166 MLX4_CMD_WRAPPED);
167 if (err)
168 goto out;
169
170 mlx4_en_stats = mailbox->buf;
171
172 spin_lock_bh(&priv->stats_lock);
173
174 stats->rx_packets = 0;
175 stats->rx_bytes = 0;
176 priv->port_stats.rx_chksum_good = 0;
177 priv->port_stats.rx_chksum_none = 0;
178 priv->port_stats.rx_chksum_complete = 0;
179 for (i = 0; i < priv->rx_ring_num; i++) {
180 stats->rx_packets += priv->rx_ring[i]->packets;
181 stats->rx_bytes += priv->rx_ring[i]->bytes;
182 priv->port_stats.rx_chksum_good += priv->rx_ring[i]->csum_ok;
183 priv->port_stats.rx_chksum_none += priv->rx_ring[i]->csum_none;
184 priv->port_stats.rx_chksum_complete += priv->rx_ring[i]->csum_complete;
185 }
186 stats->tx_packets = 0;
187 stats->tx_bytes = 0;
188 priv->port_stats.tx_chksum_offload = 0;
189 priv->port_stats.queue_stopped = 0;
190 priv->port_stats.wake_queue = 0;
191 priv->port_stats.tso_packets = 0;
192 priv->port_stats.xmit_more = 0;
193
194 for (i = 0; i < priv->tx_ring_num; i++) {
195 const struct mlx4_en_tx_ring *ring = priv->tx_ring[i];
196
197 stats->tx_packets += ring->packets;
198 stats->tx_bytes += ring->bytes;
199 priv->port_stats.tx_chksum_offload += ring->tx_csum;
200 priv->port_stats.queue_stopped += ring->queue_stopped;
201 priv->port_stats.wake_queue += ring->wake_queue;
202 priv->port_stats.tso_packets += ring->tso_packets;
203 priv->port_stats.xmit_more += ring->xmit_more;
204 }
205
206 /* net device stats */
207 stats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) +
208 be32_to_cpu(mlx4_en_stats->RJBBR) +
209 be32_to_cpu(mlx4_en_stats->RCRC) +
210 be32_to_cpu(mlx4_en_stats->RRUNT) +
211 be64_to_cpu(mlx4_en_stats->RInRangeLengthErr) +
212 be64_to_cpu(mlx4_en_stats->ROutRangeLengthErr) +
213 be32_to_cpu(mlx4_en_stats->RSHORT) +
214 en_stats_adder(&mlx4_en_stats->RGIANT_prio_0,
215 &mlx4_en_stats->RGIANT_prio_1,
216 NUM_PRIORITIES);
217 stats->tx_errors = en_stats_adder(&mlx4_en_stats->TGIANT_prio_0,
218 &mlx4_en_stats->TGIANT_prio_1,
219 NUM_PRIORITIES);
220 stats->multicast = en_stats_adder(&mlx4_en_stats->MCAST_prio_0,
221 &mlx4_en_stats->MCAST_prio_1,
222 NUM_PRIORITIES);
223 stats->collisions = 0;
224 stats->rx_dropped = be32_to_cpu(mlx4_en_stats->RDROP);
225 stats->rx_length_errors = be32_to_cpu(mlx4_en_stats->RdropLength);
226 stats->rx_over_errors = 0;
227 stats->rx_crc_errors = be32_to_cpu(mlx4_en_stats->RCRC);
228 stats->rx_frame_errors = 0;
229 stats->rx_fifo_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
230 stats->rx_missed_errors = 0;
231 stats->tx_aborted_errors = 0;
232 stats->tx_carrier_errors = 0;
233 stats->tx_fifo_errors = 0;
234 stats->tx_heartbeat_errors = 0;
235 stats->tx_window_errors = 0;
236 stats->tx_dropped = be32_to_cpu(mlx4_en_stats->TDROP);
237
238 /* RX stats */
239 priv->pkstats.rx_multicast_packets = stats->multicast;
240 priv->pkstats.rx_broadcast_packets =
241 en_stats_adder(&mlx4_en_stats->RBCAST_prio_0,
242 &mlx4_en_stats->RBCAST_prio_1,
243 NUM_PRIORITIES);
244 priv->pkstats.rx_jabbers = be32_to_cpu(mlx4_en_stats->RJBBR);
245 priv->pkstats.rx_in_range_length_error =
246 be64_to_cpu(mlx4_en_stats->RInRangeLengthErr);
247 priv->pkstats.rx_out_range_length_error =
248 be64_to_cpu(mlx4_en_stats->ROutRangeLengthErr);
249
250 /* Tx stats */
251 priv->pkstats.tx_multicast_packets =
252 en_stats_adder(&mlx4_en_stats->TMCAST_prio_0,
253 &mlx4_en_stats->TMCAST_prio_1,
254 NUM_PRIORITIES);
255 priv->pkstats.tx_broadcast_packets =
256 en_stats_adder(&mlx4_en_stats->TBCAST_prio_0,
257 &mlx4_en_stats->TBCAST_prio_1,
258 NUM_PRIORITIES);
259
260 priv->pkstats.rx_prio[0][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_0);
261 priv->pkstats.rx_prio[0][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_0);
262 priv->pkstats.rx_prio[1][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_1);
263 priv->pkstats.rx_prio[1][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_1);
264 priv->pkstats.rx_prio[2][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_2);
265 priv->pkstats.rx_prio[2][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_2);
266 priv->pkstats.rx_prio[3][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_3);
267 priv->pkstats.rx_prio[3][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_3);
268 priv->pkstats.rx_prio[4][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_4);
269 priv->pkstats.rx_prio[4][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_4);
270 priv->pkstats.rx_prio[5][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_5);
271 priv->pkstats.rx_prio[5][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_5);
272 priv->pkstats.rx_prio[6][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_6);
273 priv->pkstats.rx_prio[6][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_6);
274 priv->pkstats.rx_prio[7][0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_7);
275 priv->pkstats.rx_prio[7][1] = be64_to_cpu(mlx4_en_stats->ROCT_prio_7);
276 priv->pkstats.rx_prio[8][0] = be64_to_cpu(mlx4_en_stats->RTOT_novlan);
277 priv->pkstats.rx_prio[8][1] = be64_to_cpu(mlx4_en_stats->ROCT_novlan);
278 priv->pkstats.tx_prio[0][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_0);
279 priv->pkstats.tx_prio[0][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_0);
280 priv->pkstats.tx_prio[1][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_1);
281 priv->pkstats.tx_prio[1][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_1);
282 priv->pkstats.tx_prio[2][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_2);
283 priv->pkstats.tx_prio[2][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_2);
284 priv->pkstats.tx_prio[3][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_3);
285 priv->pkstats.tx_prio[3][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_3);
286 priv->pkstats.tx_prio[4][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_4);
287 priv->pkstats.tx_prio[4][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_4);
288 priv->pkstats.tx_prio[5][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_5);
289 priv->pkstats.tx_prio[5][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_5);
290 priv->pkstats.tx_prio[6][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_6);
291 priv->pkstats.tx_prio[6][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_6);
292 priv->pkstats.tx_prio[7][0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_7);
293 priv->pkstats.tx_prio[7][1] = be64_to_cpu(mlx4_en_stats->TOCT_prio_7);
294 priv->pkstats.tx_prio[8][0] = be64_to_cpu(mlx4_en_stats->TTOT_novlan);
295 priv->pkstats.tx_prio[8][1] = be64_to_cpu(mlx4_en_stats->TOCT_novlan);
296
297 spin_unlock_bh(&priv->stats_lock);
298
299 /* 0xffs indicates invalid value */
300 memset(mailbox->buf, 0xff, sizeof(*flowstats) * MLX4_NUM_PRIORITIES);
301
302 if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_FLOWSTATS_EN) {
303 memset(mailbox->buf, 0,
304 sizeof(*flowstats) * MLX4_NUM_PRIORITIES);
305 err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma,
306 in_mod | MLX4_DUMP_ETH_STATS_FLOW_CONTROL,
307 0, MLX4_CMD_DUMP_ETH_STATS,
308 MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
309 if (err)
310 goto out;
311 }
312
313 flowstats = mailbox->buf;
314
315 spin_lock_bh(&priv->stats_lock);
316
317 for (i = 0; i < MLX4_NUM_PRIORITIES; i++) {
318 priv->rx_priority_flowstats[i].rx_pause =
319 be64_to_cpu(flowstats[i].rx_pause);
320 priv->rx_priority_flowstats[i].rx_pause_duration =
321 be64_to_cpu(flowstats[i].rx_pause_duration);
322 priv->rx_priority_flowstats[i].rx_pause_transition =
323 be64_to_cpu(flowstats[i].rx_pause_transition);
324 priv->tx_priority_flowstats[i].tx_pause =
325 be64_to_cpu(flowstats[i].tx_pause);
326 priv->tx_priority_flowstats[i].tx_pause_duration =
327 be64_to_cpu(flowstats[i].tx_pause_duration);
328 priv->tx_priority_flowstats[i].tx_pause_transition =
329 be64_to_cpu(flowstats[i].tx_pause_transition);
330 }
331
332 /* if pfc is not in use, all priorities counters have the same value */
333 priv->rx_flowstats.rx_pause =
334 be64_to_cpu(flowstats[0].rx_pause);
335 priv->rx_flowstats.rx_pause_duration =
336 be64_to_cpu(flowstats[0].rx_pause_duration);
337 priv->rx_flowstats.rx_pause_transition =
338 be64_to_cpu(flowstats[0].rx_pause_transition);
339 priv->tx_flowstats.tx_pause =
340 be64_to_cpu(flowstats[0].tx_pause);
341 priv->tx_flowstats.tx_pause_duration =
342 be64_to_cpu(flowstats[0].tx_pause_duration);
343 priv->tx_flowstats.tx_pause_transition =
344 be64_to_cpu(flowstats[0].tx_pause_transition);
345
346 spin_unlock_bh(&priv->stats_lock);
347
348 out:
349 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
350 return err;
351 }
352
353