Home
last modified time | relevance | path

Searched defs:Mode (Results 1 – 15 of 15) sorted by relevance

/linux-4.1.27/include/uapi/linux/
Dcciss_defs.h60 BYTE Mode:2; /* b00 */ member
65 BYTE Mode:2; /* b01 */ member
71 BYTE Mode:2; /* b10 */ member
78 DWORD Mode:2; member
84 DWORD Mode:2; member
/linux-4.1.27/drivers/scsi/aic94xx/
Daic94xx_reg_def.h520 #define CSEQm_CIO_REG(Mode, Reg) \ argument
570 #define CMnSCBPTR(Mode) CSEQm_CIO_REG(Mode, MnSCBPTR) argument
572 #define CMnDDBPTR(Mode) CSEQm_CIO_REG(Mode, MnDDBPTR) argument
574 #define CMnSCRATCHPAGE(Mode) CSEQm_CIO_REG(Mode, MnSCRATCHPAGE) argument
582 #define CMnREQMBX(Mode) CSEQm_CIO_REG(Mode, 0x30) argument
589 #define CMnRSPMBX(Mode) CSEQm_CIO_REG(Mode, 0x34) argument
611 #define CMnINT(Mode) CSEQm_CIO_REG(Mode, 0x38) argument
622 #define CMnINTEN(Mode) CSEQm_CIO_REG(Mode, 0x3C) argument
681 #define CMnSCRATCH(Mode) CSEQm_CIO_REG(Mode, 0x1E0) argument
850 #define LmSEQ_PHY_BASE(Mode, LinkNum) \ argument
[all …]
/linux-4.1.27/drivers/staging/rtl8188eu/include/
Drtl8188e_cmd.h68 u8 Mode;/* 0:Active,1:LPS,2:WMMPS */ member
/linux-4.1.27/drivers/net/wireless/rtlwifi/rtl8192se/
Dfw.c589 void rtl92s_set_fw_pwrmode_cmd(struct ieee80211_hw *hw, u8 Mode) in rtl92s_set_fw_pwrmode_cmd()
/linux-4.1.27/drivers/video/fbdev/
Dbfin_adv7393fb.c64 u8 Mode; /* ntsc/pal/? */ member
/linux-4.1.27/drivers/staging/rtl8723au/include/
Drtl8723a_cmd.h62 u8 Mode; member
/linux-4.1.27/drivers/staging/rtl8188eu/hal/
Drtl8188e_cmd.c188 void rtl8188e_set_FwPwrMode_cmd(struct adapter *adapt, u8 Mode) in rtl8188e_set_FwPwrMode_cmd()
/linux-4.1.27/drivers/scsi/
Dhpsa_cmd.h282 u8 Mode:2; /* b00 */ member
287 u8 Mode:2; /* b01 */ member
293 u8 Mode:2; /* b10 */ member
300 u32 Mode:2; member
307 u32 Mode:2; member
/linux-4.1.27/drivers/staging/rtl8723au/hal/
Drtl8723a_cmd.c159 void rtl8723a_set_FwPwrMode_cmd(struct rtw_adapter *padapter, u8 Mode) in rtl8723a_set_FwPwrMode_cmd()
/linux-4.1.27/drivers/media/tuners/
Dmxl5005s.c243 u8 Mode; /* 0: Analog Mode ; 1: Digital Mode */ member
1672 u8 Mode, /* 0: Analog Mode ; 1: Digital Mode */ in MXL5005_TunerConfig()
Dmt2063.c1204 enum mt2063_delivery_sys Mode) in MT2063_SetReceiverMode()
/linux-4.1.27/drivers/media/pci/ngene/
Dngene.h336 u8 Mode; /* Controls clock source */ member
562 u8 Mode; member
664 u8 Mode; member
/linux-4.1.27/drivers/net/hippi/
Drrunner.h131 u32 Mode; member
/linux-4.1.27/fs/cifs/
Dcifspdu.h975 __le16 Mode; member
2307 __le32 Mode; member
2481 __le32 Mode; member
Dsmb2pdu.h1070 __le32 Mode; member