Lines Matching refs:RICR
358 #define RICR 0x26 /* Receive Interrupt Control Register */ macro
1180 usc_OutReg(info, RICR, in mgsl_isr_receive_status()
1181 (usc_InReg(info, RICR) & ~RXSTATUS_ABORT_RECEIVED)); in mgsl_isr_receive_status()
1452 usc_OutReg( info, RICR+LSBONLY, (u16)(usc_InReg(info, RICR+LSBONLY) & ~BIT3 )); in mgsl_isr_receive_data()
1456 while( (Fifocount = (usc_InReg(info,RICR) >> 8)) ) { in mgsl_isr_receive_data()
2707 u16 oldreg = usc_InReg(info,RICR); in mgsl_wait_event()
2712 usc_OutReg(info, RICR, newreg); in mgsl_wait_event()
2775 usc_OutReg(info, RICR, usc_InReg(info,RICR) & in mgsl_wait_event()
3535 u16 Ricr = usc_InReg( info, RICR ); in line_info()
4805 RegValue = usc_InReg( info, RICR ) & 0xc0; in usc_set_sdlc_mode()
4808 usc_OutReg( info, RICR, (u16)(0x030a | RegValue) ); in usc_set_sdlc_mode()
4810 usc_OutReg( info, RICR, (u16)(0x140a | RegValue) ); in usc_set_sdlc_mode()
5960 usc_OutReg( info, RICR, 0x0000 ); in usc_set_async_mode()
7629 usc_OutReg( info, RICR, in usc_loopmode_insert_request()
7630 (usc_InReg( info, RICR ) | RXSTATUS_ABORT_RECEIVED ) ); in usc_loopmode_insert_request()